I. INTRODUCTION

M
OST of the wireless communication standards prior to IEEE 802.15.4/Zigbee were tailored towards high data rate and multimedia friendly applications. The need for low data rate and low power wireless solutions with emphasis on sensor network applications resulted in the development of IEEE 802.15.4 standard. The recent development and advanced scaling in CMOS technologies have made it more feasible and more attractive to implement a single chip CMOS wirless transceiver for its potential in achieving a high level of integration and low power consumption [1] .
In most of the narrow band communication systems, the frequency synthesizer plays a major role in generating local oscillation (LO) signal or carriers and is usually implemented through a phase locked loop (PLL) [2] - [5] . The key characteristics of the synthesizer such as phase noise, spur suppression and settling time have an important impact on the entire transceiver performance. When compared to the IEEE 802.11 standards, IEEE 802.15.4 standards have relaxed spurs and phase noise requirements which enables the design to be power optimized. However, achieving overall transceiver requirements by adressing the need for accurate I-Q signal generation poses additional challenges.
The high power consumption in the frequency synthesizer is mainly due to the VCO and the first stage divider which is driven by the VCO. The 2.4 GHz frequency synthesizer reported in [2] with a frequency resolution of 5 MHz consumes a power of 7.85 mW at 1.8V power supply using 0.18 μm CMOS technology. Here, the first stage divider is designed using current-mode logic (CML) [6] which consumes a large amount of power. The synthesizer reported in [3] consumes 2.4 mW at 1.2V supply using 0.13μm CMOS technology. It uses 16/17 dynamic logic prescaler as first stage divider which consumes only 176μA at 2.5 GHz and the complete divider is designed with 5 MHz resolution. Here, the VCO provides only differential outputs. The frequency synthesizer reported in [4] proposes new spur suppression technique, but the entire circuit consumes a power of 18mW. Reference [5] provides a synthesizer for IEEE 802.15.4/Zigbee applications which consumes 15mW from supply voltages of 3V, 1.8V and 1.2V using 0.18 μm CMOS technology. In this paper, an integer-N, low power 2.4 GHz frequency synthesizer with quadrature signal generation is proposed. In this design, the fully programmable 1 MHz resolution divider is implemented using dynamic logic circuits.
II. FREQUENCY SYNTHESIZER ARCHITECTURE
For the popular transeiver's architecture shown in Fig. 1 with direct up-conversion for the T X and low IF downconversion for the R X , the synthesizer needs to generate LO outputs having both I-Q outputs. The architecture of the integer-N frequency synthesizer used in this design is shown in Fig. 2 . The fully programmable 1 MHz resolution divider used in this design is based on the pulse-swallow topology and it is constructed using a TSPC [7] 47/48 (N/N + 1) dual modulus prescaler, a 6-bit programmable P -counter and a 6-bit swallow S-counter. The quadrature output is provided by the series Q-VCO and the reference frequency used in the design is 1 MHz.
Bits p 5 and p 6 of the P -counter are tied to logic '1' and p 4 to logic '0' to allow it to programmable from 51 to 52 and all the bits of S-counter are programmable from 0 to 48 to provide division ratios between 2400 to 2483 in steps of 1 MHz. In the initial state, the 47/48 (N/N + 1) prescaler operates in divide-by-48 mode, where P and S counters start down counting to zero from their loaded value. Since P > S, the S-counter finishes counting the clock cycles down-to zero earlier than P -counter, at which time the prescaler switches to divide-by-47 for the remaining (P − S) clock cycles. The total division ratio (F D) is given by
The Q+ output of the QVCO is connected to the fully programmable divider, since the divider input is single-phase. The other 3 outputs of the QVCO are given to dummy dividers to have balanced output. The buffer at the output of QVCO consists of open drain buffers used for testing.
III. CIRCUIT IMPLEMENTATION
A. A 47/48 Dual Modulus Prescaler
The dual modulus 47/48 prescaler shown in Fig. 3 is similar to the 32/33 prescaler reported in [8] except for an additional inverter at the output of NAND2 gate to invert the operation of 2/3 prescaler. The 47/48 prescaler consists of TSPC 2/3 prescaler reported in [8] , four asynchronous divideby-2 circuits and additional logic gates to control the division ratio between 47 and 48.When MOD='1', the logic value at the output of the inverter will be '0' and the 2/3 prescaler operates in divide-by-3 mode. The division ratio (N + 1) performed by the 47/48 prescaler is
If MOD= '1', the output of the inverter will be logic '0' for 15 input clock cycles and at logic '1' for 1 input clock cycle. The division ratio (N ) performed by the 47/48 prescaler is
The Post layout simulation results shows that the dual modulus 47/48 prescaler consumes a current of 269.3μA and 262.8μA during the divide-by-47 and divide-by-48 modes respectively. The maximum operating frequency is 4.8 GHz.
B. Swallow (S) Counter
The 6 bit swallow S-counter used in the fully programmable divider is shown in Fig. 4 . It consists of 6 asynchronous loadable bit-cells, a NOR-embedded DFF [9] and additional logic gates to allow it to be programmable from 0 to 48. The asynchronous bit-cell used in this design shown in Fig.  5 is similar to the bit-cell reported in [10] , except it uses two additional transistors M 6 and M 7 whose inputs are controlled by the logic signal MOD. When the S-counter counter finishes counting down-to-zero, MOD switches to logic '1' and the prescaler changes to the divide-by-47 mode for the remaining (P − S) clock cycles. During this mode, since Scounter is idle, transistors M 6 and M 7 which are controlled by MOD, keep the nodes S1 and S2 at logic '0' and node S3 at logic '1', thus saving the switching power in the S-counter for a period of (N × (P − S)) clock cycles. 
C. Programmable (P ) Counter
The programmable P -counter as shown in Fig. 6 is a 6 bit asynchronous counter which consists of 6 loadable bitcells and additional logic gates. The bit-cell used in designing the P -counter is similar to the bit-cell reported in [10] with optimized transistor values for low power consumption. Here, bit P 6 and P 5 are always at logic '1' and bit P 4 at logic '0' to have programmable values of 51 and 52. By choosing a fixed value of 51 and 52, the swallow S-counter is programmed in steps of one-bit to provide a division ratio from 2400 to 2483 with 1 MHz resolution. The Fully progammable divider at 2.4 GHz consumes a power of 600μW. Fig. 7 shows the post layout results of the divider at 2.4 GHz with output of the divider having nearly 45% duty cycle. The duty cycles changes by a larger value if there is large difference between the values of prescaler (N ) and P , S-counters. 
D. Voltage Controlled Oscillator:
The VCO used in this design is a Series QVCO (S-QVCO) and its schematic is shown in Fig. 8 . The S-QVCO has been proven to eliminate the trade-off between phase noise and I/Q mismatch [11] . Therefore, the design can be optimized for phase noise performance, while keeping I/Q mismatch low. Compare to the Parallel-QVCO, the coupling transistors NM 3 -NM 4 and NM 7 -NM 8 are in series with the switching transistors NM 1 -NM 2 and NM 5 -NM 6 . Hence the tail current for the coupling transistors is removed; and the S- Fig. 9 shows the quadrature output signals of the S-QVCO. The analysis in [8] shows that TSPC 2/3 prescaler consumes low power if its input signal DC level is higher. To accomodate this function, the S-QVCO output's DC level can adjusted to the value required by divider using V dc as shown in Fig. 2 .
E. Phase Frequency Detector(PFD) and ChargePump
The PFD used in this design is a conventional NAND based design. The dead-zone removal pulse is of 11ns, which is sufficient to turn-ON UP and DN switches of the chargepump shown in Fig. 10 during the locked condition. Since the gain of S-QVCO is very high, the chargepump current is chosen to be low (25μA) to allow for small lower loop filter capacitances and ease integration.
F. Loop filter
The loop filter used in this design is 3 rd order as shown in Fig. 2 . The loop filter parameters are imposed by the system level performance specifications such as settling time, nd order filter is designed and later a RC low-pass section is added. The reference frequency used in this design is 1 MHz. The 2 nd order filter is assumed to be a critically damped system with a loop bandwidth (f c ) of 45 KHz (satisfy the Gardner's stability criterion [12] ), a chargepump current of 25μA (I cp ) and a VCO gain (K vco ) of 414 MHz/V. For a optimal stability (α = 2) [5] , the zero (f z1 ) and pole (f p1 ) are placed at 11.25 KHz (f c /α 2 ) and 180 KHz (f c × α 2 ) respectively. With a natural frequency (f n ) of 22.5 KHz, average division ratio (N ) of 2450, the values of R 2 , C 2 , C 1 is calculated using
The additional RC low pass section added to the 2 nd order filter reduces the phase margin to 54 degrees and the damping factor to slightly less than 1. The value of R 3 and C 3 are found to be 78.5 k Ω and 5.6 pF respectively. With frequency accuracy of 40 ppm, the calculated settling time is 47.4 μs, which is nearly four times less than the required settling time for IEEE 802.15.4 standard (192 μs) [5] . 
IV. SIMULATIONS RESULTS
This fully programmable 1 MHz resolution frequency synthesizer has been designed using Global foundries 0.18μm CMOS technology at 1.8 V power supply and post layout simulations are carried out to verify the design. Fig.11 shows the layout of the designed frequency synthesizer which occupies a core area of 0.95 × 0.9mm 2 , dominated by the S-QVCO inductors and by the loop filter. The S-QVCO consumes a power of 2.8 mW with a phase noise of -122.4 dBc/Hz at 1 MHz offset shown in Fig. 12 . The fully programmable divider consumes a power of 600 μW and provides nearly 45% duty cycle signal to the PFD. The post layout results shows that the synthesizer takes 58 μs to settle as shown in Fig. 13 , which is slightly higher than the calculated value of 47.7 μs due to parasitics and slightly reduced damping factor. The total power consumption of the frequency synthesizer is 3.6 mW which is lesser than the frequency synthesizers reported in literature [2] - [5] .
V. CONCLUSION
In this paper, a fully integrated 1 MHz resolution 2.4 GHz IEEE 802.15.4 frequency synthesizer is designed using Global foundries 0.18μm CMOS technology is presented. A new 47/48 dual modulus prescaler based on dynamic logic is proposed along with improved bit-cell for the swallow Scounter. The fully programmable divider with 1 MHz resolu- tion consumes only 600μW and synthesizer uses S-QVCO for quadrature signal generation. The power consumption of the whole frequency synthesizer is 3.6 mW.
